Design of a Low-Jitter Adaptive All-Digital Delay-Locked Loop with Dual-Mode Dead Zone and Feedforward Supply-Noise Compensation for Next-Generation DDR Memories