Designing efficient approximate adder on FPGA using carry chain reduction method
Defended At:
25 August 2025
Defend Location:
Degree:
MS.